

The RISC-V way to Confidential Computing Nick Kossifidis

Senior System Software Engineer @ FORTH

Chair of RISC-V Runtime Integrity SIG





Quick intro to confidential computing

Trusted Execution Environment

- An execution context that provides confidentiality & integrity guarantees.
 - Outsiders can't access data or code at runtime.
 - Outsiders can't interfere with its control flow at runtime.
 - Outsiders
 - any other untrusted entity (e.g. other processes, devices, the OS, other systems).
 - any other trusted entities that don't belong in the same security / trust domain.
 - Security domain
 - a set of resources managed with a common security policy (e.g. a form of authentication).

Wiser Trusted Execution Environment

- But not availability !
 - A TEE may be instantiated through an untrusted environment, e.g. an OS that needs to allocate resources for the TEE, load a binary inside etc.

Trusted Computing Base

- The set of mechanisms (hardware and software) required for enforcing security policies (including TEE guarantees).
- TCB usually includes
 - The CPU
 - Bootrom
 - Firmware
 - Secure monitor
 - Other devices
 - Firmware
- Complex OSes, Hypervisors, etc can't be part of TCB since they are very hard to audit and protect.

Wiser Trusting the TCB (an example)

- CPU
 - HW Root-of-Trust (RoT)
- Bootrom
 - Signed measurement of itself
- Firmware
 - Measurement signed by Bootrom
- Secure Monitor
 - Measurement signed by firmware


Ser Device Identifier Composition Engine

- A standard way for creating a trust chain
- Each part of the chain (aka Compound Device Identifier) depends on the previous one, and the first one depends on the Unique Device Secret (UDS).
- CDI₀ = KDF(UDS_{len}, UDS || Hash(Measurement(TCB₀)))
 CDI_n = KDF(CDI_{len}, CDI_{n-1} || Hash(Measurement(TCB_n)))
 Each CDI never leaves the TCB

Attestation evidence

- Each TCB layer creates an attestation keypair
 - (UDS_{priv}, UDS_{pub}) = AsymKDF(UDS)
 (CDI_{priv}, CDI_{pub}) = AsymKDF(CDI_n)
- For each TCB layer we get a TCB id from its public key
 - UDS_ID = KDF(ID_len, UDS_pub) CDI_ID = KDF(ID_len, CDI_pub_n)
- We use those to create Entity Attestation Tokens (EAT)
 - https://datatracker.ietf.org/doc/draft-ietf-rats-eat/22/

Remote attestation framework



IETF RATS (RFC9334)



Quick overview of RISC-V Privilege modes

RISC-V Privilege modes

Machine Mode

- Mandatory
- The most privileged / protected mode visible to the software (there is also Debug mode but it's only accessible / visible to hw debuggers)
- Physical memory addressing
- Physical memory protection
- Trap/Interrupt handling and delegation

User Mode


- Optional (depends on M-mode)
- The least privileged / protected mode
- Physical/virtual memory addressing Physical/virtual memory protection
- No trap/interrupt handling

Supervisor Mode

- Optional (depends on M-mode and U-mode)
- Sits between M-mode and U-mode
- Provides virtual memory addressing / protection
- Trap/interrupt handling through delegation, managed by M-mode
- May act as a hypervisor (aka HS-mode) through the use of an extra set of CSRs, also providing a second stage of translation / protection for guests (aka VS-mode instances)

The RISC-V Privileged Spec https://github.com/riscv/riscv-isa-manual/releases

Wiser Trap and interrupt delegation




Interrupt	Exception Code	Description	
1	0	Reserved	
1	1	Supervisor software interrupt	
1	2	Virtual supervisor software interrupt	
1	3	Machine software interrupt	
1	4	Reserved	
1	5	Supervisor timer interrupt	
1	6	Virtual supervisor timer interrupt	
1	7	Machine timer interrupt	
1	8	Reserved	
1	9	Supervisor external interrupt	
1	10	Virtual supervisor external interrupt	
1	11	Machine external interrupt	
1	12	Supervisor guest external interrupt	
1	13-15	Reserved	
1	>16	Designated for platform or custom use	
0	0	Instruction address misaligned	
0	1	Instruction access fault	
0	2	Illegal instruction	
0	3	Breakpoint	
0	4	Load address misaligned	
0	5	Load access fault	
0	6	Store/AMO address misaligned	
0	7	Store/AMO access fault	
0	8	Environment call from U-mode or VU-mode	
0	9	Environment call from HS-mode	
0	10		
0	11	Environment call from M-mode	
0	12	Instruction page fault	
0	13	Load page fault	
0	14	Reserved	
0	15	Store/AMO page fault	
0	16-19	Reserved	
0	20	Instruction guest-page fault	
0	20	Load guest-page fault	
0	22	Virtual instruction	
0	23	Store/AMO guest-page fault	
0	24-31	Designated for custom use	
0	32-47	Reserved	
0	48-63	Designated for custom use	
		0 0	
0	≥ 64	Reserved	



RISC-V CoVe (Confidential VM Extension)







TEE/non-TEE isolation provided by CPU

https://github.com/riscv-non-isa/riscv-ap-tee


Riser Application workloads











https://github.com/riscv-non-isa/riscv-ap-tee-io



Under the hood (Part 1: CPU-level Memory isolation)

• Remory Protection (PMP)

- Basic isolation between M-mode and S/U-modes.
- Normal rules apply to S/U, Locked rules (impossible to edit after adding them) apply to all modes. PMP gives access to S/U (locked down by default) and restricts M (full access by default).
- Up to 64 entries for defining physical memory regions and their permissions.
- Support for three different addressing modes (TOR, NA4, NAPOT).
- Priority matching from lower to higher indexed entries.

pmpaddr	pmpcfg.A	Match type and size
уууууууу	NA4	4-byte NAPOT range
ууууууу0	NAPOT	8-byte NAPOT range
уууууу01	NAPOT	16-byte NAPOT range
ууууу011	NAPOT	32-byte NAPOT range
yy011111	NAPOT	2^{XLEN} -byte NAPOT range
y0111111	NAPOT	2^{XLEN+1} -byte NAPOT range
01111111	NAPOT	2^{XLEN+2} -byte NAPOT range
11111111	NAPOT	2^{XLEN+3} -byte NAPOT range




Table 3.8: Encoding of A field in PMP configuration registers.

RISC-V Privilege Spec

A


0

1

2

• **iser** Enhanced Physical Memory Protection (ePMP)

- Locked rules that apply only to M mode.
- Access/execution prevention from M-mode to S/U-mode.
- Ability to switch policy from blacklist to whitelist for M-mode.
- Ability to prevent adding new executable regions on M-mode.
- Shared regions with reduced privileges between M-mode and S/U-modes.
- Allow for greater flexibility to support more use cases.
- Frozen / almost ready for public review.



https://github.com/riscv/riscv-tee/blob/main/Smepmp.pdf



- May be used instead of the MMU on ٠ S/HS/VS-modes.
- Similar encodings to ePMP. ٠
- Fast switching between sets of rules. ٠
- Useful for: ٠
 - Supporting small trusted hypervisors on HS-mode (VS to VS and HS to VS isolation)
 - TEEs on S/U/VS-mode
 - Small IoT devices without MMU
- Under development, goal is to freeze by the ٠ end of 2023.

Prote	ection zone		MPU
S+U		U	
м	PMP virtualization	S	М
	Monitor	м	
	(a) PMP-based isolation		

PMP


MPU virtualization

Monitor

(b) MPU




- Isolation between S and U mode and between tasks on U mode.
- Also used for isolation between guests (VS VS), and between the guests and the host (HS VS), using a 2nd translation stage.
- SMEP is always in place, there is no way for S mode to execute pages marked with the U bit.
- SMAP is on by default but can be disabled temporarily (through sstatus.SUM) so that S-mode can read/write data from U-mode on specific code paths (e.g. copy_to/from_user() on Linux).






actual_address = (requested_address & ~mpmmask) | mpmbase

- Bits on the mask are ignored by the hardware and replaced by the contents of mpmbase. Works for both physical and virtual addresses.
- Can be used for software-based memory tagging, by using the masked bits of the address for tags and checking them on software.
- Can also be used as a simple memory protection mechanism, by allowing code to
 restrict its allowed memory range (e.g. restrict a library to only access code / data
 within an address range, without being able to access the rest of the task's memory).
- Each privilege mode has own copy of pointer masking CSR register. It appears as the mpmmask, spmmask, vspmmask and upmmask registers in the M-mode, HS/S-mode, VS-mode and (V)U-mode ISAs, respectively.
- Each privilege mode has its own copy of pointer base CSR register. It appears as the *mpmbase*, *spmbase*, *vspmbase* and *upmbase* registers in the M-mode, HS/S-mode, VS-mode and (V)U-mode ISAs, respectively.
- A simpler version is going for ratification.



Supervisor Domains

- A more flexible/extensible approach to Physical Memory Protection
- System is split in Supervisor Domains, managed by trusted M-mode software (Root Domain Security Manager RDSM)
- Each domain is associated with a series of physical memory regions, through a table called Memory Tracking Table (MTT), held in memory.
- RDSM switches between Supervisor Domains by re-setting mtt pointer register (mttp)
- Better suited for systems with complex VMs/TEEs on S/VS-mode
- Required for confidential computing



https://github.com/riscv/riscv-smmtt




- Hardware Fault Injection (HFI)
 - <u>https://cseweb.ucsd.edu/~dstefan/pubs/narayan:2023:hfi.pdf</u>
- Memory Tagging
 - 3 proposals (Alibaba, Google, Nvidia) at this point
 - Works on top of pointer masking (even the reduced version -TBI)
- Capability-based protections (CHERI/Capstone)
 - There is another SIG for that...
- M-mode isolation / lightweight TEE
 - Most of us prefer to just privilege things on S-mode
 - But there are some use cases where we need isolation on M-mode




Under the hood (Part 2: Platform-level Memory isolation)






- Provides per-device memory protection based on incoming Source ID.
- Assignment of Source IDs are out of scope.
- Number of Source IDs supported is implementation-defined.
- Still work in progress
- We try to make it compatible with WorldGuard



https://github.com/riscv-non-isa/iopmp-spec

Wiser Multi-domain I/O Controller




- Provides per-domain Register
 Programming Interface based on
 incoming Domain ID.
- Number of domains is implementation-defined.
- Domain initialization may be fixed (e.g. during system design) or dynamic (programmable e.g. through a root secure monitor / root of trust)
- In early stages of development...

• iser I/O Memory Management Unit (IOMMU)

- DMA Remapping service
 - Present a sparse physical region as a continuous virtual
 - Allow devices that can only access 32bit
 addressable memory to overcome that limitation
- Virtual memory protection like the MMU
 - Page tables have the same format as the MMU
 - Applications may share page tables with devices
- Other useful functionality
 - Interrupt remapping
 - Memory management service to peripherals
 - ...
- Recently ratified !







Questions ?



Thank you

Contact infos: E-Mail: <u>mick@ics.forth.gr</u> <u>https://www.ics.forth.gr/carv</u> <u>https://riser-project.eu</u>